IEEE 2016 - 2017 VLSI Projects

1.A Modified Partial Product Generator for Redundant Binary Multipliers
Abstracts
Base Paper
Enquiry

2.An Efficient Hardware Implementation of Canny Edge Detection Algorithm
Abstracts
Base Paper
Enquiry

3.Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation
Abstracts
Base Paper
Enquiry

4.A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications
Abstracts
Base Paper
Enquiry

5.The Serial Commutator (SC) FFT
Abstracts
Base Paper
Enquiry

6.An Improved Signed Digit Representation Approach for Constant Vector Multiplication
Abstracts
Base Paper
Enquiry

7.High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels
Abstracts
Base Paper
Enquiry

8.A New XOR-Free Approach for Implementation of Convolutional Encoder
Abstracts
Base Paper
Enquiry

9.Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology
Abstracts
Base Paper
Enquiry

10.Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation
Abstracts
Base Paper
Enquiry

11.Implementation of a PID control PWM Module on FPGA
Abstracts
Base Paper
Enquiry

12.Built-in Self Testing of FPGAs
Abstracts
Base Paper
Enquiry

13.An FPGA-Based Cloud System for Massive ECG Data Analysis
Abstracts
Base Paper
Enquiry

14.Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip
Abstracts
Base Paper
Enquiry

15.VLSI Implementation of Fully Parallel LTE Turbo Decoders
Abstracts
Base Paper
Enquiry
Results 1-3 of 1